



# Temperature challenges of 3D NAND devices referring automotive standards and use cases

# ATP Electronics, Inc. ATP Automotive Task Force Crystal Chang





# Automotive Applications & Temperature Challenges Temperature Differentiation Temperature Scenarios V.S. Applications

Temperature Related Standards

3D NAND IC Level: Cross Temperature Tests and the Findings
 How To Enhance Drive Reliabilities Due to Temperature Impact
 Test Result of Self-Recovery Calibration
 Take Away

Disclaimer: Results in this presentation are not specific to a particular NAND Flash or a Flash memory vendor

Flash Memory Summit 2019 Santa Clara, CA



## Temperature Differentiation: Car under shield vs. expose





Photo source: jafchannel



# Temperature Differentiation:

## Car under shield vs. expose





Photo source: jafchannel



Santa Clara, CA





- Program & Read @ <u>Same</u> Temperature?
  e.g. IVI, <u>Telematics</u>, <u>Gateway</u>, <u>In-vehicle computer</u>, <u>ADAS</u>, <u>DMS</u>, <u>Fleet management</u>
  Program @ <u>Low</u> Temperature and Read @ <u>High/Room</u> Temperature?
  e.g. Drive Recorder, Data logger, EV charging station
  Program @ <u>High</u> Temperature and Read @ <u>Low/Room</u> Temperature?
  e.g. Drive Recorder, Data logger, EV charging station
  Program @ <u>Room</u> Temperature and Read @ <u>High</u> Temperature?
  - e.g. Map Navigation, OS/Application program
- Program @ <u>Room</u> Temperature and Read @ <u>Low</u> Temperature?
   e.g. Map Navigation, OS/Application program



# Temperature Related Standards-AEC-Q100 / AEC-Q104



	STRESS	TEST METHOD	
AEC-Q100 / AEC-Q104	Temperature Humidity-Bias or Biased HAST	JEDEC JESD22-A101 or A110	
	Autoclave or Unbiased HAST or Temperature-Humidity (without Bias)	JEDEC JESD22-A102, A118, or A101	
	Temperature Cycling	JEDEC JESD22-A104	
	Power Temperature Cycling	JEDEC JESD22-A105	
	High Temperature Storage Life	JEDEC JESD22-A103	
	High Temperature Operating Life	JEDEC JESD22-A108	
	Negative Bias Temperature Instability	JEDEC JEP001	
	Low Temperature Storage Life	JEDEC JESD22-A119	
	Start Up and Temperature Steps	ISO 16750-4	



## 3D NAND IC: Cross Temperature Test (1) Pre-cycle: 100 P/E cycles



Flash Memory Summit Pre







Increasing Error bits Program @low temp. Read @high temp.



Program	Read	Read @20°C	Read @ 40°C	Read @ 60°C	Read @ 70°C	Keep constant
@ 0C	@ 0°C	(1 hour)	(2 hours)	(3 hours)	(4 hours)	70°C for 16hrs
UECC (ECC threshold 72bits/1KB)	N/A	N/A	747	2259	5320	10869

Program	Read	Read @ 60°C	Read @ 40°C	Read @ 20°C	Read @ 0°C	Keep constant
@ 70C	@70°C	(1 hour)	(2 hours)	(3 hours)	(4 hours)	0°C for 16hrs
UECC						
(ECC	NI/A	NI/A	NI/A	NI/A	NI/A	1
threshold	1N/A	1N/A	1N/A	1N/A	1N/A	1
72bits/1KB)						



## 3D NAND: Cross Temperature Test (2) Pre-cycle: 300



• Pre-cycle: 300

- Program @-40C
- Read @25C / 85C
- □ @-40C, page count error bits < 20
- □ @+25C, page count error bits < 47
- □ @+85C, page count error bits < 47
- $\Rightarrow$  Error bits increasing after a certain cross temp. range (over 65C)



#### 10



## 3D NAND IC: Cross Temperature Test (3) Pre-cycle: 3000

Page Count



• Pre-cycle: 3000

- Program @-40C
- Read @25C / 85C
- □ @-40C, page count error bits < 21
- □ @+25C, page count error bits < 46
- □ @+85C, page count error bits < 47
- $\Rightarrow$  Error bits increasing after a certain cross temp. range (over 65C)

#### 4600 4400 4200 --40C 4000 3800 3600 +25C3400 3200 3000 -+85C 2800 2600 2400 2200 2000 ۸ 1800 1600 1400 1200 1000 \$ 800 600 400 200 30 32 34 36 38 40 42 44 46 48 50 52 54 8 10 12 14 16 18 20 22 24 26

Error bit

#### Flash Memory Summit 2019 Santa Clara, CA



# 3D NAND: Cross Temperature Test (4) Pre-cycle: 300 P/E cycles



• Pre-cycle: 300 P/E cycles

- Program @ 25C,
- Read @ 25C/+85C
- □ @+25C, error bits < 9
- □ @+85C, error bits < 11
- Read @ 25C/-40C
- □ @+25C, error bits < 7
- $\square \quad @-40C, error bits < 46$

### ⇒ Program @ 25C, Read @ -40C Error bits increasing a lot





How to Enhance Drive Reliabilities due to Temperature Impact



- Change Temperature Related Variables
  - □ High temp.: Improve heat dissipation, Fans, reduce transfer speed...
  - □ Low temp.: Multiple dies heating up, increase transfer speed...
- Self Recovery
  - □ Read voltage shifting adjustment by specific vendor CMD
  - Using Temperature Sensor to detect Temperature as trigger point under different conditions
  - Dynamic Self-Recovery Calibration is applied to adapt various temperature mode

Note: Need Experiments to find suitable parameters. Be aware of timing & performance impact



# **Read Voltage Shifting**



- Placement can shift beyond the reference voltage (REF3), causing read errors (misjudge 01 to 00)
- Read calibration can shift the reference voltage until a passing read point is found. (i=original reference voltage, after read retry shifting voltage to i-1, the error is recovered)

### 3D NAND requires more Calibration levels than planar NAND



Read errors can be recovered (distribution not overlapping) New Reference voltage is applied using temperature sensor as trigger indicator



# Before & After (Read @+85C) Dynamic Self-Recovery Calibration



- Pre-cycle: 300 P/E cycles
- Program @ 25C,
- Read @ 25C/+85C
- $\Rightarrow$  Error bit Reduced,
- ⇒ Close to +25C read test result





# Before & After (Write @+85C) Dynamic Self-Recovery Calibration



- Pre-cycle: 300
- **Program @ 25C**,
- Read @ 25C/+85C
- $\Rightarrow$  Error bit Reduced,
- ⇒ Close to +25C read test result





# Device Level – Temperature Step Test (Mixed Workload Test Passed)





Flash Memory Summit 2019 Santa Clara, CA





- The traditional temperature test standards may not be enough to cover all temperature scenarios.
- Cross Temp.: Program Data & Read Data at "Different" temp. could generate more errors than at "Same" temp.
- In general, low temp. program + high temp. read is <u>worse</u> than high temp. program + low temp. read
- Program @ RT and read @ low temp. is <u>worse</u> than read @ high temp.
- Dynamic Self-recovery FW calibration is proven to be effective to reduce error bit level @ cross temp. scenarios (recover errors so the result is similar as Program/Read @ same temperature)



# Visit ATP @ room 205 & Website



Flash Memory Summit 2019 4. L + L A-1 13 10,676 sq.ft. 607-SEAT THEATER B tl& 23,604 sq.ft. •ارۍ A-3 A-2 5,834 sq.ft. 6,250 sq.ft. ENTRANCE FROM 3-STORY GARAGE 510 MAINLOBBY **♦**|& **†**|& UPPER LOBBY SECOND FLOOR 203 201 204 212 TERRACE Ъ 205 211 210 206 209 ENTRANCE FROM HOTEL TERRACE https://www.atpinc.com/

Flash Memory Summit 2019 Santa Clara, CA

#### 19